## Notice of References Cited Application/Control No. 09/754,406 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination XU, SONGJIE Art Unit Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,648,913	07-1997	Bennett et al.	716/6
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	I	US-			
	J	US-			
	к	US-			
	L.	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	U	Chen et al., Combining Technology Mapping and Placement for Delay-Optimization in FPGA Designs" 1993 Unvi. of Tsing Hua IEEE pg.123-127.		
	٧	Cong et al., "Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs" 1998 ACM pg.704-707.		
	w	Murgai et al., "Performance Directed Synthesis for Table Look Up Programmable Gate Arrays" 1991 IEEE pg.572-575.		
i	х	Changfan et al., "Timing Optimization on Routed Design with Incremental Placement and Routing Characterization" 2000 IEEE pg.188-196.		

<sup>\*</sup>A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.